HP 13255

GENERAL PURPOSE ASYNCHRONOUS DATA COMM MODULE

Manual Part No. 13255-91143

REVISED

APR-20-78

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1976 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 264XX DATA TERMINAL product series Technical Information Package (HP 13255).

1.0 INTRODUCTION.

The General Purpose Asynchronous Data Communications Module provides a general purpose EIA RS232C or 20 mA dc current loop link from the terminal to an external device. The GP Async Data Comm PCA transmits and receives bit serial data to and from the external device through an interface cable assembly, provides parallel—to—serial and serial—to—parallel conversion, and transmits and receives bit parallel data to and from the terminal through the Backplane Assembly (data bus).

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the GP Async Data Comm Module is contained in tables 1.0 through 6.5.

Table 1.0 Physical Parameters

| Part | | Size (L x W x D) | weight |

	Part Number	Nomenclature	Size (L x W x D) +/-0.100 Inches	Weight (Pounds)
e colonia mentina album colonia tende destante album colonia c	02640-60143	GP Async Data Comm PCA	1	0.50
		Number of Backplane Slots Re	quired: 1	

Table 2.0 Reliability and Environmental Information

 	Environmental: (X) HP Class B () Other: Restrictions: Type tested at product level	
= = 	Failure Rate: 1.502 (percent per 1000 hours)	1

Table 3.0 Power Supply and Clock Requirements - Measured (At +/-5% Unless Otherwise Specified)

+5 Volt Supply a 300 mA	+12 Volt Supply ଭ 40 mA	-12 Volt Supply a 20 mA 	-42 Volt Supply a mA NOT APPLICABLE
115 vo	lts ac	 	ts ac
a	A	a	A
NOT APPI	ICABLE	NOT APPL	ICABLE
	Clock Frequency:	4.915 MHz	

Table 4.0 Switch Definitions

PCA 1	Function
Designation	
=======================================	
! !	
A11,A10,A9,A4	Module Address Selection (see section 4.0)
FCO thru FC7	Firmware Control Word - Function depends on
1	firmware application
CBE	Custom Baud Rate Enable
1	Closed - The custom baud rate generator is
1	enabled when the baud rate switch
!	is in the EXT position
!	Open - The custom baud rate generator is
 	disabled
80 thru 811	Custom Raud Rate Selection (see section 4.1)
\$0,51,52	Split Raud Rate Selection (see section 4.2)
134	134.5 Baud
•	Closed - Enable 134.5 baud and 6-bit data
1	word when baud rate switch is in
ı	150 position
!	Open - Disable 134.5 baud
288	Two Stop Bits
1	Closed - Transmit and receive data with two
#	stop bits at all baud rates
1	Open - Transmit and receive data with one
!	stop bit at all baud rates except
	110 (two stop bits)

Table 4.0 Switch Definitions (Cont'd.)

Designation	
	====================================
NOSB	
110013	Closed - Inhibit RS232 line SB
	Open - No effect
THE	ransmit Handshake Enable
	Closed = Enable transmit handshake circuit
	Open - Disable transmit handshake circuit
RHE	Receive Handshake Enable
	Closed - Enable receive handshake circuit
	Open - Disable receive handshake circuit
IAT	 Inhibit ATN
<u>-</u>	Closed - Disable Data Comm Interrupt from this module
	Open — Enable Data Comm Interrupt from this module
ATN2	Enable ATN2
NINE	i chapte ains
	Closed - Direct interrupts to ATN2 instead of ATN
	and enable interrupt poll response on BUS6
	Open - Direct interrupts to ATN and inhibit
	interrupt poll responses

Table 5.0 Connector Information

).c	
	Signal	Signal
Connector	l Name	Description
and Pin No.	name	
P1, Pin 1	+5V	+5 Volt Power Supply
1 - 1 - 1 - 1	1 · · · · · · · · · · · · · · · · · · ·	1
-2	I GND	Ground Common Return (Power and Signal)
1	1	
-3	SYS CLK	4.915 MHz System Clock
3	1	
-4	- 12V	-12 Volt Power Supply
1		
-5	ADDRO	Negative True, Address Bit 0
	1	
-6		Not Used
1		
-7	I ADDRZ	Negative True, Address Bit 2
1		
-8	ADDR3	1 Negative True, Address Bit 3
		1
-9	I ADDR4	Negative True, Address Bit 4
		1
-10	I ADDR5	Negative True, Address Bit 5
1		1
-11	ADDR6	Negative True, Address Bit 6
+	1	1
i –12	1	1)
1	1	Not Used
-13	1	
1	State and other states and other states	
-14	ADDR9	Negative True, Address Bit 9
}		
-15	ADDR10	Negative True, Address Bit 10
-16	ADDR11	Negative True, Address Bit 11
	1	
j Pin -17		1) hat bond
through	1	} Not Used
Pin -20	1	
24	T / O	Negative True, Input Output/Memory
-21	1/0	Hedative fine, Tubut outbattunemois
- 22	I CND	Ground Common Return (Power and Signal)
-22	GND	I Ground Common Return Crower and Signato

Table 5.0 Connector Information (Cont'd.)

=======================================		
Connector	l Signal	Signal
and Pin No.		Description
=======================================		•
P1, Pin A	GND	Ground Common Return (Power and Signal)
-B	! !	
1	; {	l i
- c	+12V	'
İ	1	
- D	PWR ON	System Power On
- E	l BUSO	Negative True, Data Rus Bit 0
 - F	l BUS1	
1	1	I wegative fluer vala bus bit i
і -н	BUSZ	Negative True, Data Bus Bit 2
İ		
- J	BUS3	Negative True, Data Bus Bit 3
-K	BUS4	Negative True, Data Bus Bit 4
-L	l BUS5	
	1	vedative fider hata hus off
- M	BUS6	, Negative True, Data Bus Bit 6
- N	I BUS7	Negative True, Data Bus Bit 7
-P	WRITE	Negative True, Write/Read Type Cycle
 R	1	 }
	; 1	} Not Used
-s	i	1)
j	Ì	
- T	PRIOR IN	Bus Controller Priority In
	!	
-0	PRIOR OUT	Pus Controller Priority Out
-v	1	 }
- v	! !	1)
i -w	i	Not used
Ì	•	1)
1 -x	l	}
- Y	l REQ	Negative True, Request (Bus Data
	! 	Currently Valid)
- z	I ATN	Negative True, Data Comm Interrupt Request

Table 5.1 Connector Information

Connector	l Signal I	Signal
and Pin No.	Name I	Description
======================================	======================================	
 		
	-	${\mathfrak t}$
P2, Pin 1	I ENCL I	Negative True, Current Loop Enable
	!	
- 2	l INI I	Negative True, Invert Current Loop
1	j i	Received Data
1		1
- 3	CL+12	Power Source for Current Loop
1		Active Receiver
1		1
- 4	CL+ 1	Current Loop Receiver Positive Input
1		!
- 5	CL-	Current Loop Receiver Negative Input
		1
- 6	CLA	Current Loop Transmitter Current
	·	Sourcing Terminal
i		1
- 7	CLP	Current Loop Transmitter Current
	, <u>, , , , , , , , , , , , , , , , , , </u>	Sinking Terminal
- 8	INO	Negative True, Invert Current Loop
	1110	Transmitted Data
	, 	
- 9	I PON	Power On Clear
1	1	
-10	ISB	Negative True, Invert the Sense of SB
-11	, I XECL	Programmable Control Signal
i , , , , , , , , , , , , , , , , , , ,	1	
-12	, I TTYIN	Teletype Current Loop Receiver Input
1	1	l lettery be editient 2005 reduction 2004
-13	+5V	+5 Volt Supply
1	1	I I
-14	1	Not Used
1	1	
-15	I TEST	9650 Test Point
- 1 J	1 1031	1

Table 5.1 Connector Information (Cont'd.)

	Signal	Signal
and Pin No.	Name I	Description
P2, Pin A	AA	Frame Ground
-B	BA I	Transmitted Data Out
-с	88	Received Data In
-0	CA	Request to Send
-E	св	Clear to Send
_F	cc	Data Set Peady
-н	GND	Signal Ground (AB)
- J	CF	Carrier Received
-к	X8 OUT	Clock of 8 X the Transmit Baud Rate
	X16 OUT	Clock of 16 X the Transmit Baud Rate
— M:	S C A	Secondary Channel Request To Send
-N	S C F	Secondary Channel Carrier Detect
-P	C D I	Data Terminal Ready
-R	СН	Rate Select
-s	X16 IN	Clock of 16 X the Receive Baud Rate

Table 6.0 Module Bus Pin Assignments

Function Performed:	: Output Data Character for Transmission	 Value	
		======	4500 46
		l X	ADDR 15 ADDR 14
Poll Bit:	Not Applicable	i x	ADDR 14
	dress: (ADDR 11,10,9,4) = (A11,A10,A9,A4)	i x	ADUR 12
	ch Selectable (0001) = Data Comm	i Aîı	ADDR 11
> w 1 t i	(0101) = Printer	1 A10	ADDR 10
		I A9	ADDR 9
Function	Specifier: ADDR 5 = 1	j x	ADDR 8
, 5, 6, 7, 6, 1	ADDR 6 = 1	X	ADDR 7
		1	ADDR 6
		1 1	ADDR 5
		A 4	ADDR 4
		l X	ADDR 3
		į X	ADDR 2
Data 1	Bus Rit Interpretation:	l X	I ADDR 1
		i x	ADDR (
B7	Data Output Bit 7	= = = = = = = = = = = = = = = = = = =	=========
		1 87	BUS 7
		1 B6 1 B5	1 BUS 6 1 BUS 5
n.4	Data Outant With A	1 84	1 8US 4
86	Data Output bit 6	1 83	1 805 3
		1 82	BUS 2
		I B1	RUS 1
85	Data Output Bit 5	1 80	BUS O
***	Joe Jackson Die	=======	
		11=Logic	at 1=Bus Lo
		10=Logic	al ()=Bus H
B4	Data Output Bit 4	x=Don't	Care
		=======	
В3	Data Output Bit 3		
5.3	Naha Outanut Oit 2		
83	Data Output Bit 2		
81	Data Output Bit 1		
 ,			
80	Data Output Bit U		

Table 6.1 Module Bus Pin Assignments

=====		=======	
Fu	nction	1	l Bus l
l Pe	rformed: Read Firmware Control Word (FC Switches)	Value ======	Signal =======
İ		X	ADDR 15
i Po	ll Bit: Not Applicable	i x	I ADDR 14 I
i		i x	I ADDR 13 I
Mo	dule Address: $(ADDR 11,10,9,4) = (A11,A10,A9,A4)$	i x	I ADDR 12 I
İ	Switch Selectable (0001) = Data Comm	i A11	ADDR 11
İ	(0101) = Printer	I A10	I ADDR 10 I
j		I A9	ADDR 9
Fui	nction Specifier: ADDR 5 = 0	i x	ADDR 8
1	ADDR 6 = 1	i x	I ADDR 7 I
1		1 1	I ADDR 6 I
j	Data Bus Bit Interpretation:	0	ADDR 5
		1 A4	ADDR 4
B7	Switch FC7	i x	ADDR 3
1	<pre>0 = Switch Closed</pre>	l X	ADDR 2
1	1 = Switch Open	1 X	ADDR 1
1		Į X	ADDR ()
l 86		======	=========
	O = Switch Closed	I B7	BUS 7
1	1 = Switch Open	l 86	BUS 6
1		l 85	BUS 5
B 5	Switch FC5	B 4	1 BUS 4
1	<pre>0 = Switch Closed</pre>	1 B3	1 BUS 3
1	1 = Switch Open	1 82	BUS 2
İ		81	BU\$ 1
B4	Switch FC4	1 80	BUS 0
	<pre>0 = Switch Closed</pre>	=======	=======================================
	1 = Switch Open		al 1=Bus Low
			al O=Bus High
B3		X=Don't	
	<pre>0 = Switch Closed</pre>	========	=======================================
	1 = Switch Open		
			1
82			l
	0 = Switch Closed		
	1 = Switch Open		
			1
B1	Switch FC1		1
	0 = Switch Closed		1
	1 = Switch Open		!
80	Switch FCO		
60	0 = Switch Closed		
	1 = Switch Closed		ļ
=====	1		

Table 6.2 Module Bus Pin Assignments

	=======	
Function	1	Bus
Performed: Input Module Status Byte	Value	l Signal
	======	======================================
	i x	I ADDR 15
Poll Bit: Bit 6 (When ATN2 switch is closed)	i x	I ADDR 14
TOTAL BILL OF CHILD WITH BUTTON	i x	ADDR 13
Module Address: (ADDR 11,10,9,4) = (A11,A10,A9,A4)	i x	I ADDR 12
Switch Selectable (0001) = Data Comm	i A11	I ADDR 11
(0101) = Printer	i A10	I ADDR 10
(UIUI) - FIIII(EI	1 A9	ADDR 9
S Compatitions ADDD S m 4	i X	ADDR 8
Function Specifier: ADDR 5 = 1	i â	I ADDR 7
ADDR 6 = 0	i ô	•
AO = O Read Standard Status	•	ADDR 6 ADDR 5
AO = 1 Read Alternate Status	! 1	
	1 A4	ADDR 4
Data Bus Bit Interpretation:	į x	ADDR 3
Alternate status is the same as the	1 X	ADDR 2
standard status unless noted otherwise	1 X	ADDR 1
	1 AO	I ADDR C
(Alternate)	======	•
B7 Not Used $0 = CC$ on	B7	BUS 7
1 = CC off	B6	BU\$ 6
	85	l BUS 5
86 0 = \$8 0n	1 84	l Bus 4
1 = SB Off	в3	1 BUS 3
	82	I BUS 2
	1 B1	I BUS 1
85 0 = CB On	1 80	I BUS O
1 = CB Off	======	
1 - 65 011	11=Logic	al 1=Bus Low
		al O=Bus High
84 0 = CF 0n	X=Don't	
1 = CF Off		===========
1 - Cr 011		
07 O - No Donity Canon		
83 0 = No Parity Error		
1 = Parity Error		
03 0 - 4- 0 - 5		
82 0 = No Overrun Error		
1 = Overrun Error		
	Al + +	a.)
	Alternat	= -
	nsmissio	חוח
	gress	
1 = Tra	nsm18810	n Complete
80 0 = Receiver Register Empty		
1 = Receiver Register Full		
	=======	

Table 6.3 Module Bus Pin Assignments

Function	on med: Read Received Data Character	l I Value	l Bus
, 61 101	med. Read Received Data Character		Signal
		X	ADDR 1
Poll B	it: Not Applicable	ì x	I ADDR 1
, 0 ()	TEL HOL Apperbable	i ŝ	ADDR 1
Module	Address: $(ADDR 11,10,9,4) = (A11,A10,A9,A4)$	i x	ADDR 1
00000	Switch Selectable (0001) = Data Comm	i AÎ1	I ADDR 1
	(0101) = Printer	i A10	ADDR 1
		1 49	ADDR
Functi	on Specifier: ADDR 5 = 0	i x	ADDR
	ADDR 6 = 0	l x	ADDR
		1 0	ADDR
		i õ	ADDR
		1 A4	I ADDR
		l x	ADDR
		i x	ADDR
Da	ta Bus Bit Interpretation:	l x	ADDR
		l x	I ADDR
B7	Data Input Bit 7	======	========
		1 87	BUS 7
		l 86	l BUS 6
		l 85	BUS 5
в6	Data Input Bit 6	84	BUS 4
		1 в3	1 BUS 3
		1 82	1 8US 2
		I 81	BUS 1
B5	Data Input Bit 5	1 80	BUS 0
		•	=========
			at 1=Bus L
			al N=Bus H
84	Data Input Bit 4	X=Don't	
		======	========
в3	Data Input Bit 3		
נ מ	pata tundi ett 2		
B2	Data Input Bit 2		
	and the first of the person of the first of		
B1	Data Input Bit 1		
	·		
B0	Data Input Bit ()		

Table 6.4 Module Bus Pin Assignments

Functi		ontrol ü	. oais	ean Di	+ c		1	Value	l Bus I Signal
Perfor	med: Output C	ontrol K	egisi	ter mi	τ S		1 =		
							i	X	ADDR 15
Poll B	it: Not Appli	cable					i	X	ADDR 14
							ĺ	X	ADDR 13
Module	Address: (AD	DR 11,10	1,9,4) = (A	11,A10	, A9, A4)	X	I ADDR 18
	Switch Selec				ta Com		!	A11	ADDR 1
		(0101) = Pr	inter		1	A 1 ()	ADDR 1
							1	A 9	I ADDR "
Functi	on Specifier:						1	X	ADDR 8
		ADDR 6	= 1				1	X	ADDR
							!	1	ADDR
							!	n	ADDR !
							!	A 4	ADDR 4
							ļ	X X	ADDR ADDR
							1		
Da	ta Bus Bit Int	erpretat	:10n:				!	X X	I ADDR
87	0 = CH Or						! -		AUUK
יש	1 = CH Of						1 -	87	BUS 7
	1 - (11 01	'					1	86	1 8US 6
							1	65	Bus 5
86	0 = No Br	est					i	84	1 BUS 4
50	1 = Break						i	83	BUS 3
	, - 0,00						i	82	I BUS 2
							i	B1	I BUS 1
85	0 = Enabl	e Parity	,				i	80	I BUS O
	1 = Inhit	-					1:	======	========
							1.	l=Logic	al 1=Rus L
							10)=Logic	al O=Bus H
84	0 = 0 dd F	arity					1)	<=Don't	Care
	1 = Even	Parity					=:	======	========
		RE(EIVE	BAUD	RATE				
	IExt Clk 11	0 150	300	1200	2400	4800	9600	- - I	
	======================================	=======		=====	=====	=====	====	= j	
B.3	0 (()	1	1	1	1	!	
n 2	1 0 () 1	1	0	Ð	1	1	1	
B 5	(0	, 1	,	U	U	1	'	1	
в1	1 0) ()	1	0	1	0	1	1	
O I			-====	.,			:=====:	, = =	
80	0 = CA or	1							
-	1 = CA 0								

Table 6.5 Module Bus Pin Assignments

		.========
Function	1	Bus I
Performed: Input instruction to Set/Reset Data	Value	Signal
Terminal Ready (CD) and Set/Reset	======	=========
External Control signal (XECL)	1 X	ADDR 15
	X	ADDR 14
Poll Bit: Not Applicable	X	ADDR 13
	X	ADDR 12
Module Address: $(ADDR 11,10,9,4) = (A11,A10,A9,A4)$	A11	ADDR 11
Switch Selectable (0001) = Data Comm	A10	ADDR 10
(0101) = Printer	A9	ADDR 9 I
Function Specifier: ADDR 5 = 1	l X	ADDR 8
Function Specifier: ADDR 5 = 1 ADDR 6 = 1	X	ADDR 7 ADDR 6
1 A2 = 0, XECL = Low	1	ADDR 5 I
A2 = 1, XECL = High	A4	ADDR 4 I
The state of the s	1 A3	ADDR 3
A3 = 0, CD On	1 A2	ADDR 2
A3 = 1, CD Off	i x	ADDR 1
	i x	ADUR O I
	======	=========
Data Bus Bit Interpretation: Not Applicable	1 87	BUS 7
	1 86	BUS 6
t end of the control	B5	BUS 5
	1 84	BU\$ 4
	1 83	BUS 3 1
	B2	BUS 2
	ј в 1 Гв0	BUS 1 BUS 0
		BUS U
† !	•	al 1=Bus Low I
1	• • • • • • • •	at 0=Bus High!
	X=Don't	
	· ·	=======================================
		ė.
		and the second
+		- K
		5
<u>,</u>		Ř
		!
		1
		a i
		•
		į.
1		9

5.0 FUNCTIONAL DESCRIPTION. Refer to the block diagram (figure 1), schematic diagram (figure 2), component location diagram (figure 3), current loop configurations (figure 4), and parts list (02640-60143) located in the appendix.

The functional description of this module is detailed in blocks as shown on the block diagram.

- 3.1 UART. The UART is an MOS/LSI device used for interfacing a serial asynchronous data path to a parallel data path. The baud rate, number of stop bits, and parity configuration of the received and transmitted serial characters can be programmed. (For details of the UART, consult Western Digital's TR1602B specification sheet.)
- 3.1.1 Transmitted and received characters can have 6, 7, or 8 data bits (excluding parity). All characters have one start bit. Characters have one stop bit unless 110 baud is selected or the 2SB Switch is closed, in which case two stop bits are used. Six or seven-bit data words can have even or odd parity. Eight-bit data words have no parity.
- 3.1.2 When the 134 Switch is closed and control register bits 3, 2, and 1 are "010", then 134.5 baud, six data bits, one start bit, and one stop bit are selected.
- 3.2 I/O INSTRUCTION DECODER.
- 3.2.1 The I/O instruction decoder is a circuit which decodes terminal data bus signals into hardware control signals on the PCA. It consists of a module address decoder (U16) and a 3-to-8 decoder (U46). The module address decoder is composed of four exclusive OR gates which can be programmed with switches. When the proper module address is present on

ADDR11, ADDR10, ADDR9, and ADDR4, an enable signal is provided to the 3-to-8 decoder.

3.2.2 The 3-to-8 decoder provides control signals to the other functional blocks. Address lines ADDRO, ADDR2, ADDR3, ADDR5, ADDR6, and WRITE and I/O are decoded and strobed by REQ to realize control pulses. The following control signals are activated as shown whenever the proper module address is selected.

1/0	WRITE	ADDRO	ADDR2	ADDR3	ADDR5	ADDR6	REG	
0	0	X	X	×	1	0	+	Load control regist ter from data bus.
0	0	X	×	x	0	0	+	Load character into transmit half of UART.
0	1	×	x	x	1	0	0	Gate firmware control word onto data bus.
0	1	1	X	X	0	1	()	Gate status word onto data bus.
0	1	0	×	X	0	1	0	Gate modified status word onto data bus.
0	1	X	X	X	1	1	()	Gate received data from UART to data bus. Reset UART's Data Ready flip-flop
o	1	X	0	X	0	0	+	Set XECL high
0	1	X	1	X	0	0	+	Set XECL low
0	1	X	X	n	0	0	+	Turn CD off
0	1	X	X	1	0	0	+	Turn CD on

x = Don't Care

3.2.3 The instruction decoder also recognizes interrupt polls. If the ATN2 switch is closed, an interrupt is active, and the processor does a read with POLL low, and Bit 6 on the data bus will be pulled low.

^{+ =} Risina Edge

- 3.3 CONTROL REGISTER.
- 3.3.1 The control register is a 6-bit latch that contains the control state of the PCA. The control bits set the parity, baud rate, and RS232C control signals.
- The register is composed of six D-type flip-flops (U61). Data is latched in this register from the data bus. The register's output controls the RS232C control lines and programs the UART and baud rate generator. When latched in the control register, BUS1, BUS2, and BUS3 program the baud rate generator receive multiplexer. The control register of the UART is also loaded when U61 is loaded. BUS4 and BUS5, in conjunction with the 134 and 2SB Switches, control the PI, SBS, WLS2, WLS1, and EPE signal inputs to the UART.
- 3.4 RAUD RATE GENERATOR.
- 3.4.1 The baud rate generator provides the timing for data reception and control. It consists of two parts—a standard baud rate generator and a custom baud rate generator.
- The standard baud rate generator is composed of three 4-bit binary counters (U34, U35, and U36) and associated presetting logic. The standard baud rates are derived by dividing the bus System Clock to a rate of 16 times the desired baud rate. The standard baud rates are: 110 baud (1.76 kHz), 150 baud (2.4 kHz), 300 baud (4.8 kHz), 1200 baud (19.2 kHz), 2400 baud (38.4 kHz), 4800 baud (76.8 kHz), and 9600 baud (153.6 kHz). The counter preset function is only used when 110 or 134.5 baud is selected.

The select inputs of the receive baud rate multiplexer (U27) are driven by the control register. The proper X16 clock rate is selected to drive the UART receiver. The receive baud rates are selected as follows:

	NTR GIS 2	TER	RECEIVE BAUD RATE
1	1	1	9600
1	1	0	4800
1	0	1	2400
1	0	0	1200
0	1	1	300
0	1	0	150 (If 134 Switch Open) 134.5 (If 134 Switch Closed)
0	0	1	110
0	0	0	External Clock (If CBE Switch Open) Custom Baud Rate (If CBE Switch Closed)

The custom baud rate generator also consists of three 4-bit binary counters (U14, U24, and U25). These counters are programmed with 12 switches to produce the desired baud rate. The counters get preset when the TC (Pin 15) output of all three counters is true. The TC output of the last counter is gated with the bus System Clock to prevent glitching and routed through a D-type flip-flop to square the signal.

The transmit baud rate multiplexer (U26) is programmed with the splitrate (SO, S1, and S2) Switches and selects a frequency to clock the UART at the desired baud rate. The transmit baud rates are selected as follows:

S 2	S 1	S 0	TRANSMIT BAUD RATE
s c	S C	S C	Custom Baud Rate
8.0	\$ 0	SC	4860
S 0	SC	S 0	2400
S 0	S C	S C	1200
SC	S 0	S 0	300
SC	SÚ	SC	150
SC	S C	\$ 0	9600
S 0	S 0	S 0	Selected Receive Baud Rate

SC = Switch Closed
SO = Switch Open

- 3.5 TRANSMIT HANDSHAKE.
- 3.5.1 The transmit handshake circuit provides the capability of handshaking transmitted data with an RS232C control line. When the transmit handshake circuit is enapled (THE Switch closed), the device receiving the transmission has the capability of signaling a "busy" condition on the CB or SB control lines and thus temporarily stopping data transmission. Transmission is halted by turning off the Transmit Clock (TRC) to the UART.
- 3.5.2 This circuit is a 2-state, synchronous machine that is clocked at 16 times the transmit baud rate. CB and SB must be stable at the middle of the last sixteenth of the last stop bit of a character with at least 150 nanoseconds of setup time. The Off state of CB signals a "busy"

condition. The On state of SB signals a "busy" condition unless ISB (P2, Pin 10) is grounded, in which case the Off state of SB signals a "busy" condition. If a "busy" signal appears on CB, SB, or both, then the transmission will be held off.

- 3.6 RECEIVE HANDSHAKE.
- 3.6.1 The receive handshake circuit provides the capability of handshaking received data with an RS232C control line.

- 3.6.2 When the receive handshake circuit is enabled (RHE Switch closed), (D is driven by the DR output of the UART. When DR is active (a character is in the receiver holding register of the UART), (D is turned off. (D is turned off at the nominal center of the first stop bit of each receive character. When the character is read by the processor (DR cleared), (D is turned on. It should be noted that the mandatory disconnect feature (ESCf) cannot be used when the receive handshake circuit is enabled.
- 3.6.3 To use the receive handshake function, the IAT (Inhibit ATN) Switch must be closed. The PCA will not generate interrupts and must be scanned for received data.
- 3.7 STATUS.
- 3.7.1 The status circuit is used to gate R\$232C control signal information (CF, CB, and SB) and UART status signals (DR, THRE, OE, and PE) to the terminal data bus. When the proper address is decoded, this circuit

gates seven bits of status information onto the data bus while κEQ is low. (Refer to table 6.2 for detailed explanation of data bit interpretation.)

FIRMWARE CONTROL WORD. The firmware control word circuit consists of drivers that gate an 8-bit firmware control word to the terminal data bus when enabled by the I/O instruction decoder. When the proper address is decoded, Switch FCO through FC7 information is gated onto the

data bus while REQ is low. A closed switch produces a logic () on the data bus and an open switch generates a logic 1.

- 3.9 CURRENT LOOP. The current loop circuits (In and Out) provide the capability of transmitting and receiving data in a 20-mA dc current loop. (Refer to figure 4 for current loop configurations.)
- 3.9.1 The current loop receiver (In) is enabled when ENCL (P2, Pin 1) is low (grounded). The receiver can be configured as a floating, passive receiver or as a non-floating, active receiver.

- 3.9.1.1 In the floating configuration, the transmitter sources current. The current path is into the CL+ (P2, Pin 4) terminal and out the CL- (P2, Pin 5) terminal. When a teletype is the transmitter, the TTY IN (P2, Pin 12) input should be used instead of the CL+ input. In the non-floating configuration, CL+12 (P2, Pin 3) and CL+ are connected, and CL- is connected to ground. (A passive transmitter should be used with this configuration.) The current path is from +12V into CL+ and out of CL- to ground. The transmitter can then short the CL+ and CL- terminals and make the path from +12V to ground directly.
- 3.9.1.2 The output current of the 5082-4352 opto-isolator (U11) is converted to a voltage with a 2.2k resistor and sensed with a 74LS132 (U19). From a distortion standpoint, the ideal 0-to-20 mA or 20 mA to 0 transition sense level is 10 mA. However, noise considerations dictate that some hysteresis should be incorporated into the design. The current transfer ratio of the opto-isolator and the thresholds of the 74LS132 are the primary factors in determining the current thresholds of the receiver. The 0-to-20 mA transition is sensed between 8.2 mA and 13.4 mA. The 20 mA to 0 transition is sensed between 7.4 mA and 9.4 mA. There is always at least 0.82 mA of hysteresis in the receiver.
- 3.9.1.3 Current flowing in the receiver is interpreted as a mark. By grounding INI (P2, Pin 2), current flowing in the receiver can be interpreted as a space.
- 3.9.2 The current loop transmitter (Out) consists of a 20-mA dc current source and a 20-mA dc current sink.
- 3.9.2.1 The transmitter circuits are switched on and off to provide a high output impedance 20-mA dc current loop transmitter. The CLA line (P2, Pin 6) will source 20 mA when on. The current path is from the +12V supply out the CLA pin, and into the receiver. The return path is ground. The CLP line (P2, Pin 7) will sink 20 mA dc when on. The current path is from the receiver into the CLP pin, and into the -12V supply. The return oath is ground. This transmitter will source current into +7.5V to -12V (referenced to ground) or sink current from +12V to -7.5V (referenced to ground).

- 3.9.2.2 The first stage of the transmitter consists of an NPN (2N4401) and a PNP (2N4403) transistor Q2 and Q1, respectively. This circuit shifts the data from TTL levels to the 12V levels required to turn the 20 mA current controllers on and off. The second stage controls the sourced and sunk current when on, and presents a high impedance to the line when off. The CLA and CLP output pins are protected with series diodes. The output current is controlled by impressing a constant voltage across the 0.15K and 0.10K resistors that are in series with the output. This voltage is maintained by the 1.5k, 8.2K, 1.5k voltage divider. When the transmitter is on, 24V is impressed across these resistors. The two diodes in series with these resistors are used to reduce current variations due to temperature changes.
- 3.9.2.3 A mark is transmitted as current in the line. By grounding INO (P2, Pin 8), a space can be transmitted as current in the line.
- 3.9.3 Current Loop Specifications.

Passive Receiver, Floating	Min	Max 	Units
Marking Current Spacing Current Voltage Drop, Marking	15.0 0.0 1.4	25.00 5.00 1.80	mA mA volts
Active Receiver, Non-floating			
Marking Current Spacing Current Open Circuit Voltage	0.0 20.0 1.4	10.00 25.00 1.80	mA mA volts
Active Transmitter			
Marking Current Sourced Marking Current Sunk Spacing Current Receiver Voltage	17.0 25.0 0.0	25.00 35.00 0.01	m A m A m A
(receiver sourcing) (receiver sinking)	- 7.5 -12.0	12.00 7.50	volts volts

4.0 MODULE ADDRESS STRAPPING.

The module address is a unique 4-bit value (2 octal digits) used to address a particular module on the terminal data bus. The GP Async Data Comm PCA can be straped to respond to any module address from 00 17. To determine the configuration of the A4, A11, A10, and A9 Switches, the following is required:

a) Convert the octal address to a binary address as shown below.

			Switch			
		A 4	A 1 1	A 1 0	A 9	
Module Address	12	1	O	1	0	
	3	C!	0	1	1	

b) Close a switch wherever a "0" appears in the binary module address.

The data comm driver uses module address 10 and the RS232C printer driver uses module address 12.

4.1 CUSTOM BAUD RATE STRAPPING.

The custom baud rate generator provides a clock that is 16 times the desired baud rate. The range of baud rates is from 37.5 to 2400 baud (within 1.0 percent). In addition, certain rates from 2400 to 19.2K baud are also provided.

The baud rate switches are configured as follows. (The example configuration is for 110 baud selection.)

a) Divide 153600 by the desired baud rate.

153600/110 = 1396.36

b) Round the quotient to the nearest integer.

1396.36 becomes 1396

c) Subtract one from the rounded quotient.

1396-1 = 1395

d) Convert the decimal number to a 12-bit binary number.

SWITCH	MSB B11	B10	₽ ⊙	в8	87	B 6	F 5	в4	83	B2	в1	L\$8 B0
1395	0	1	O	1	0	1	1	1	0	0	1	1

- e) Close a switch in every position that has a "1". The remaining switches are left open.
- f) To calculate the actual generated baud rate, divide 153600 by the result of step b, above.

153600/1396 = 110.03

(Note: The actual rate may not be exactly equal to the desired rate.)

To clock the receive half of the UART with a custom baud rate, the CBE Switch must be closed and bits, 1, 2, and 3 of the control register must be "O" (External Clock).

Closed

4.2 SPLIT BAUD RATE STRAPPING.

E

S 1

SO

Baud rate selection is controlled by bits 1, 2, and 3 of the control register and the SO-S2 Switches. Bits 1, 2, and 3 of the control register, in conjunction with the 134 and CBE switches, determine the receive baud rate. If the SO-S2 Switches are all open the transmit baud rate will always be equal to the receive baud rate. The following chart shows the available split rates and corresponding switch configurations.

TRANSMIT BAUD RATE

C U 1 S 3 BBB 2 4 Ε T 1 3 2 4 8 4 III 1 6 5 0 0 0 X 0 1 () TTT 0 T Μ 0 0 0 U 0 0 0 3 2 1 EXT X $0 \ 0 \ 0$ X Х X X X X X Х CUSTOM X X X X Χ х х $0 \ 0 \ 0$ CBE Switch Closed В 110 X Х 0 0 1 R 150 0 1 0 Δ X X X X X X X E 300 0 1 1 H X X X X X Х X 1200 C D X Х X X X Х Х 1 0 0 2400 1 0 1 Ε X X X X X X X R 4800 1 1 0 I X X X X X X Χ ٧ Α 9600 X X X X X Х X 1 1 1 Ε T 134.5 Χ 0 1 0 134 Switch

X = Available Split Rate

SO SC SO SC SC SO SO SO SC SO

SO SC SO SO SO SC SC SO SC SO

SO SC SO SC SO SC SO SC SO SO

SC = Switch Closed

SO = Switch Open

Note: a) If all SO-S2 Switches are open, the transmit baud rate will equal the receive baud rate.

- b) The 134 Switch must be closed to get 134.5 baud.
- c) The CRE Switch must be closed to get a custom baud rate.








Figure 1
GP Asynchronous Data Comm Block Diagram
APR-20-78
13255-91143













Figure 4
Current Loop Configuration Diagram
APR-20-78
13255-91143

Replaceable Parts

	eference esignation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U27 U28 U29 U31 U32		1820-1217 1820-1281 1820-1210 1820-1209 1820-1209	4 2 7 4 4	1 1	IC MUXR/DATA-SEL TTL LS 8-TU-1-LINE IC DCDR TTL LS 2-TO-4-LINE DUAL 2-INP IC GATE TTL LS AND-OR-INV DUAL 2-INP IC BFR TTL LS NAND QUAD 2-INP IC BFR TTL LS NAND QUAD 2-INP	01295 01295 01295 01295 01295 01295	SN74LS151N SN74LS139N SN74LS51N SN74LS3BN SN74LS3BN
U33 U34 U35 U36 U37		1820-1209 1820-1430 1820-1430 1820-1430 1820-1430	4 3 3 3 1	4	IC HFR TIL LS MAND QUAD 2-INP IC CNTR TIL LS BIN SYNCHMU POS-EDGE-TRIG IC CNTR TIL LS BIN SYNCHHO POS-EDGE-TRIG IC CNTR TIL LS BIN SYNCHHO POS-EDGE-TRIG IC INV IIL LS HEX 1-INP	01295 01295 01295 01295 01295	SN74LS38N SN74LS161AN SN74LS161AN SN74LS161AN SN74LS04N
U38 U39 U41 U43 U44		1820-1112 1820-1211 1820-1219 1820-1199 1820-1197	8 6 1 9	1 1	IC FF TTL LS D-TYPE POS-EDGE-THIG IC GATE TTL LS EXCL-OH QUAD 2-INP IC UAHT PMOS IC INV TTL LS HEX 1-INP IC GATE TTL LS NAND QUAD 2-INP	01295 01295 52840 01295 01295	SN74LS74N SN74LS86N TR1602B SN74LS04N SN74LS04N
U45 U46 U47 U48 U49		1820-1201 1820-1216 1820-1208 1820-1112 1820-1201	6338 8	2 1 1	IC GATE TIL LS AND QUAU 2-INP IC DCDR TIL LS 3-TO-8-LINE 3-INP IC GATE TIL LS OR BUAD 2-INP IC FF TIL LS D-TYPE POS-EUGE-TRIG IC GATE TIL LS AND QUAD 2-INP	01295 01295 01295 01295 01295	5N74L9UBN SN74L5]3BN SN74L532N SN74L574N SN74L50BN
U61 U62 U63 U67 U68		1820-1196 1820-1199 1820-1199 1820-1209 1820-1206	8 1 1 4 1	1	IC FF TIL LS D-TYPE POS-EDGE-TRIG COM IC INV TIL LS HEX 1-INP IC INV TIL LS HEX 1-INP IC HFR TIL LS NAND QUAD 2-INP IC GATE TIL LS NOR TPL 3-INP	01295 01295 01295 01295 01295	SN74LS174N SN74LS04N SN74LS04N SN74LS3BN SN74LS27N
J110 J111 U210 J310 U410		1820-1416 1820-0509 1820-0990 1820-1074 1820-0509	5 8 1 5	1 2 2 1	IC SCHMITT-TRIG TTL LS INV HEX 1-INP IC DRVR DTL LINE DRVR WJAD IC RCVR DTL NAMD LINE WJAD IC DRVR TTL NOR GUAD 2-INP IC DRVR DTL LINE DRVR WJAD	01295 04713 04713 01295 04713	SN74LS14N MC1488L MC1489AL SN74128N MC1488L
U510 ⊍610		1827=0990 1990=0544	8	1	IC RCVR DTL NAND LINE WUAD OPTO-ISOLATOR LED-PDIO/XSTR IF=50MA-MAX	04713 28480	MC1489AL 5082-4352
*U41		1200-0552	4	1	SOCKET-10 40-CONT DIP-SLUR	28480	1200-0552
		1200-0185 3101-2094 3101-2192 3131-0392 3131-0397	9 5 6 5 0	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	MISCELLANEOUS PARTS INSULATOR-XSTR NYLON SWITCH-RKR DIP-RKR-ASSY 8-14 .054 30VDC SWITCH-RKR DIP-RKR-ASSY 10-14 .054 30VDC COVER-POCKER ASSEMBLY 0.922 IN LG; 0.422 COVER-POCKER ASSEMBLY 1.122 IN LG; 0.422	28480 28480 28480 28480 28480 28480	1200-0185 3101-2094 3101-2102 3131-0392 3131-0397
1							

Replaceable Parts

TICICIONO I IN TARE OF THE TOP OF				Mfr Code	Mfr Part Number	
	02640-60143	5	1	GP ASYNCHRONOUS DATA COMMUNICATIONS ASSY DATE CODE: D=1812=42	28480	02040-00143
C1 C2 C3 C4 C5	0160=2055 0160=2055 0180=0393 0160=2055 0150=0121	99695	7 1 2	CAPACITUR-FXD .01UF +80-20% 10UVUC CER CAPACITUR-FXD .01UF +80-20% 100VDC CER CAPACITUR-FXD .99UF+-10% 10VDC DER CAPACITUR-FXD .01UF +80-20% 10UVDC CER CAPACITUR-FXD .1UF +80-20% 50VDC CER	28480 28480 56289 28480 28480	0160-2055 0160-2055 1500396x901082 0160-2055 0150-0121
C b C 7 C h C 9 C 1 0	0160=2055 0150=0121 0160=2055 0160=204 0160=3456	9 5 9 0 6	1 1 t	CAPACITUR-FXD .01UF +M0-20X 100VDC CER CAPACITUR-FXD .1UF +80-20X 50VDC CER CAPACITUR-FXD .01UF +R0-20X 100VDC CER CAPACITUR-FXD 100PF +-5X 300VDC MICA CAPACITOR-FXD 100PF +-10X 1KVDC CER	28480 28480 28480 28480 28480	0160-2055 0150-0121 0160-2055 0160-2204 0160-3456
C11 C12 C13 C14 C15	0160=3456 0160=3456 0160=3456 0160=3456 0160=3456	00000		CAPACITUR-FXD 1000PF +-10% 1KVDC CEM CAPACITUR-FXD 1000PF +-10% 1KVDC CEM CAPACITUR-FXD 1000PF +-10% 1KVDC CEM CAPACITUR-FXD 1000PF +-10% 1KVDC CEM CAPACITUR-FXD 1000PF +-10% 1KVDC CEM	28480 28480 28480 28480 28480	0160-3456 0160-3456 0160-3456 0160-3456 0160-3456
C16 C17 C18 C19 C20	0100-3456 0100-3456 0100-3456 0100-3456 0100-3456	00000		CAPACITOR-FXD 1000PF +-1U% 1KVDC CER CAPACITOR-FXD 1000PF +-1U% 1KVDC CER CAPACITOR-FXD 1000PF +-1U% 1KVDC CER CAPACITOR-FXD 1000PF +-1U% 1KVDC CER CAPACITOR-FXD 1000PF +-1U% 1KVDC CER	28480 28480 28480 28480 28480	0160-3456 0160-3456 0160-3456 0160-3456 0160-3456
C 5 5	0160-2055 0160-2055	9		CAPACITUR-FXD .01UF +80-20% 100VDC CER CAPACITUR-FXD .01UF +80-20% 100VDC CER	28480 28480	0160-2055 0160-2055
CR1 CR2 CR3 CR4 CR5	1901-0040 1901-0040 1901-0040 1901-0040 1901-0040	1 1 1 1 1	5	DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-SWITCHING 30V 50MA 2NS DO-35	28480 28480 28480 28480 28480	1901-0040 1901-0040 1901-0040 1901-0040 1901-0040
E 1	0360=0124	3	и	CONNECTOR-SGL CONT PIN .04-IN-BSC-SZ RND	28480	0360-0124
J1	1251-1126	7	1	CUNNECTOR-SGL CONT SKT .U8-IN-8SC-SZ RND	28480	1251=1126
@1 @2 @3 @4	1853-0271 1853-0012 1854-0467 1854-090	7 4 5 0	1 1 1	TRANSISTOR PNP 204403 SI TO-92 PD=110MW TRANSISTOR PNP 202904A SI TO-39 PD=600MW TRANSISTOR NPN 204401 SI TO-92 PD=110MW TRANSISTOR NPN SI TU-39 PD=1W FT=100MHZ	04713 01295 04713 28480	2N44U5 2N29G4A 2N44U1 1854-009U
R1 R2 R3 R4 R5	1810-0125 1810-0125 1810-0125 0683-1025 0683-1025	00099	5 7	NETWORK-RES 8-PIN-SIP .125-PIN-SPCG NETWORK-RES 8-PIN-SIP .125-PIN-SPCG NETWORK-RES 8-PIN-SIP .125-PIN-SPCG RESISTOR ik 5% .25w FC TC=-400/+600 RESISTOR ik 5% .25w FC TC=-400/+600	28480 28480 28480 01121 01121	1810-0125 1810-0125 1810-0125 CB1025 CB1025
R6 R7 R8 R9 R10	1810-0125 1810-0125 0683-4725 0683-4725 0683-4725	2 2 0 0	5	NETWORK-RES 8-PIN-SIP .125-PIN-SPCG NETWORK-RES 8-PIN-SIP .125-PIN-SPCG RESISTOR 4.7K 5% .25w FC TC=-400/+700 RESISTOR 4.7K 5% .25w FC TC=-400/+700 RESISTOR 4.7K 5% .25w FC TC=-400/+700	28480 28480 01121 01121 01121	1810-0125 1810-0125 C84725 C84725 C84725
R11 R12 R13 R14 R15	0683-4725 0683-5615 0683-2225 0683-1025 0683-1525	2 1 3 9 4	1 2	RESISTOR 4.7K 5% .25W FC TC=-400/+700 RESISTOR 560 5% .25W FC TC=-400/+600 RESISTOR 2.2K 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 1,5K 5% .25W FC TC=-400/+700	01121 01121 01121 01121 01121	C84725 C85615 C82225 C81025 C81525
R16 R17 R18 R19 R20	0683-8225 0683-1515 0683-1025 0683-1025 0683-1025	50000	1 1	RESISTOR 8.2K 5% .25W FC TC==400/+700 PESISTOR 150 5% .25W FC TC==400/+600 RESISTOR 1K 5% .25W FC TC==400/+600 RESISTOR 1K 5% .25W FC TC==400/+600 RESISTOR 1K 5% .25W FC TC==400/+600	15110 15110 15110 15110 15110	C#8225 C#1515 C#1025 C#1025 C#1025
R21 R22 R23 R24 R25	0683-1525 0683-1015 0683-2225 0686-1025 0686-4715	4 7 3 5 6	1 1 1	RESISTOR 1.5% 5% .25% FC TC==400/+700 RESISTOR 100 5% .25% FL TC==400/+500 RESISTOR 2.2% 5% .25% FC TC==400/+700 RESISTOR 1% 5% .5% CC TC=0+647 RESISTOR 470 5% .5% CC TC=0+529	01121 01121 01121 01121 01121	C81525 C81015 C82225 E81025 E84715
R26 R27	0683-1025 0683-4725	5		RESISTOR 1K 5% ,25% FC TC=-400/+600 RESISTOR 4,7K 5% ,25% FC TC=-400/+700	01121 01121	C81025 C84725
U14 U16 U16 U19 U21	1820-1430 1820-1215 1820-1197 1820-1112 1820-1209	32084	6 1 2 3 7	IC CNTR TTL LS BIN SYNCHRO POS-EDGE-THIG IC GATE TTL LS EXCL-OR QUAD 2-INP IC GATE TTL LS NAND QUAD 2-INP IC FF TTL LS D-TYPE POS-EDGE-THIG IC BFR TTL LS NAND QUAD 2-INP	01295 01295 01295 01295 01295	SN74LS161AN SN74LS136N SN74LS00N SN74LS74N SN74LS38N
U22 U23 U24 U25 U26	1820=1209 1820=1209 1820=1430 1820=1430 1820=1217	4 4 3 4	2	IC BFR TTL LS NAND QUAD 2-INP IC BFR TTL LS NAND QUAD 2-INP IC CNTR TTL LS HIN SYNCHHO POS-EDGE-TRIG IC CNTR TTL LS BIN SYNCHHO POS-EDGE-TRIG IC MUXR/DATA-SEL TTL LS 8-TO-1-LINE	01295 01295 01295 01295 01295	9N74LS3BN SN74LS3BN SN74LS161AN SN74LS161AN SN74LS151N



GP Asynchronous Data Comm PCA Schematic Diagram
APR-20-78 13255-91143